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Abstract
The subject of this paper is a MOST-only current mode D-A converter. Its
topology resembles that of an R-2R ladder. The MOSTs are used to
implement both weight factors and switches. Its operation is based on a
current division principle [1]. Error sources are identified and analyzed
resulting in a fairly simple method to predict achievable performance.
Analysis and measurements show 9-bit resolution.
Introduction
In [1], [2] a MOST-only current division technique is described which can be used for D-A
conversion. It has the advantages that it results in a compact converter that is both simple in
operation and circuit topology. Such a converter could be used for instance in a digital Sea-of-
Gates (SoG) environment in which MOSTs are the only available non-parasitic components.
This paper focuses on the error sources in this type of converters in order to estimate
attainable performance.
Operation principle
The current division (M-2M) D-A converter which topology resembles that of an R-2R ladder
utilizes MOSTs to obtain simultaneously binary weight factors and switches. Its operation is
based on the current division principle that states the two-transistor network shown in figure 1
is a linear current divider
Mpi Wi/Li (1)
AID2 W2/L2
as long as drain-dependent effects on the saturated drain current (e.g. velocity saturation) are
negligible. Secondly in series and in parallel connected MOSTs may be replaced by
composite MOSTs with the respective transconductance factors
VKser = XwVKi ' Kpar =JLKi (2)
The MOST look-alike of an R-2R ladder, shown in figure 2, forms the analogue core of the
D-A converter. All MOSTs have the same transconductance factor Ku. The MOST Mterm can
be seen either as an actual MOST or as a composite MOST representing the next stage. For
proper operation the MOSTs are biased in the linear region, Iref < ID,Sat and Vsum = Vdump.
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Every stage splits its input current into two equal parts: Ii,out = 0.5Iyn = bi2_1Iref (MSB: i=l). In
an actual converter every stage exhibits an error e¿, so Ii,out = ßili,in = (bi2~* + £i)Iref. In order to
obtain INL < 0.5 LSB and DNL < 1 LSB
maxflE^^maxflb.elJ^maxJXbi -e^l/l**(3)
Error sources and their influences
There are several non-idealities present in the converter. The errors caused by MOSTs are:
some second order effects, mismatch, and noise. The major external error, is an offset voltage
between sum and dump. This section presents some general formulas. These can be used to
generate curves as those in the diagram of figure 4, that predict the attainable performance.
The diagram of figure 4 shows the attainable performance for a converter on the ß-array [3]
(NMOSTs 1W2X) in the X = 1.25|im UT-CMOS process and is intended as an illustration.
Second order effects
The dominating second order effect is velocity saturation (violates current division principle).
It introduces £i's proportional to Iref (see figure 3). The vertical axis scales with gate length of
the MOSTs and process. The efs are independent of the number of stages in the converter.
Also | £i |> I Xci I (i=2,..,n), thus the maximum error will occur at code 100..0. Because of the
linear relation between 8i and Iref the following relation holds
max(|esum|) = max(|el|) = (W^sat ) ' kmax|(4)
Substitution of this relation in formula (3) yields curve 1 in figure 4. A simple and effective
method to reduce errors is to introduce the same non-idealities in both branches of a stage by
replacing the output branches by a dummy ladders in the first stages. Curve 2 in figure 4
illustrates this improvement.
Mismatch
The mismatch of a device parameter satisfies a Gaussian distribution. It can be split in a
device area and in a separation distance dependent part [4]. The latter is in most cases much
smaller than the former, so it is not considered here. Due to biasing, mismatch in
transconductance factors is dominant. It can be described by g2(K)/k2 = Ak2/wl. (Ak is
process dependent) and used to predict variances of ßi's. Assuming their variations are
independent a worst-case estimate of £sUm can be made using for instance 3a-limits. The
worst-case situation occurs if successive stages show alternating +/- 3a errors in combination
with an alternating 0-1 input code
niax(|8sum|) = fô+ô2+... (5)
where ô = 3a(ßi)/2. and the higher order terms may be neglected. A Monte-Carlo verification
showed that in this way max( £sum| ) is slightly overestimated. For the SoG example the result
is shown in curve 3 in figure 4.
Offset
An offset voltage, Voff, between dump and sum results in a current Ioff. The ladder is a
composite MOST with dump as drain and sum as source, thus Ioff (b) = -Kn(b)- (vGS -V^Jv^.
With the superposition principle Kn(b) can be calculated. It appears Kn(b) and therefore Ioff(b)
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is maximal for an alternating 0-1 input code. This result was verified with PSPICE. By
comparing converters with varying numbers of stages it appears max(Kn)~ Ku(n + l)/9 This
leads to the following expression
nM|esum|) = max[|{K(b)(vGS V* )voff }/lD,sat|)= |{2(n + l)Voff }/{9(vGS V^ )]| (6)
Which is shown in curve 4 of figure 4 for the SoG example in case of V0ff = 0.5 mV.
Noise
It is expected that the influence of 1/f-noise is much smaller than the influence of thermal
noise. Therefore only thermal noise was considered in the analysis. Regarding the ladder as a
composite MOST and by allowing thermal noise to be equal to quantisation noise, leads to
(WO' >1222n ¦[? kT(n + l)Af]yfKunit(vGS -vj3](7)
This relation is shown in curve 5 in figure 4 for the SoG example with Af = 1 MHz. Clearly in
this case it is not a performance limiting factor.
Experimental Results
At the time of writing only a full-custom realisation in a 20nm gate-oxide process with
20|Lim/20(xm MOSTs was available for verification purposes. The limitations imposed by
velocity saturation, mismatch, noise and offset as predicted by our method are shown in
figure 5. Figure 6 shows the INL obtained from a least square fit on the measured transfer
curve at Iref/lD,sat = 450|xA/485|iA. As can be seen the converter exhibits a 0.5 LSB INL at the
9-bit level. This performance is indicated in figure 5 by the black dot and is in good
accordance with prediction.
Conclusions
A fairly simple method to predict the performance of a current mode MOST-only DAC is
presented. For a SoG-implementation of the converter this method predicts nearly 8-bit
resolution. For a full custom converter it predicts a 9-bit resolution, which is in accordance
with measured results.
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